Process Engineer Cleaning & Coating /Day Shift
HAMRA tailors your résumé to this role at Astera Labs, writes a matching cover letter, and fills the application — you just review and press submit.
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.
Job Title: Process Engineer Cleaning & Coating
Location: Aachen, Germany
Job Type: Full-time, dayshift
About the Role:
We are seeking for a motivated Process Engineer to join our high-tech assembly process and test team. In this role, you will develop, optimize, and manage surface treatment process steps in the back-end semiconductor manufacturing process for a high-end optical component. You will fine-tune methods like chemical/ultrasonic cleaning and thin film deposition. You will work in a fast-paced high tech environment, supporting high-volume production while ensuring maximum yield and quality. You will be reporting to the manager engineering.
Key Responsibilities:
Process Monitoring & Maintenance: Monitor daily coating and cleaning process parameters using Statistical Process Control (SPC) to ensure stability and quality.
Troubleshooting: Identify and resolve process shifts or equipment issues on the production floor, working closely with maintenance and equipment engineering teams.
Yield Optimization: Perform root cause analysis on defects and drive continuous improvement projects to reduce waste and improve assembly line efficiency.
New Product Introduction (NPI): Assist in defining process parameters and qualifying new coatings and cleaning processes or advanced surface treat technologies for new product launches.
Documentation: Develop and maintain Standard Operating Procedures (SOPs) and technical reports for all cleaning and coating operations.
Team Collaboration: Train and coach operations staff on dicing fundamentals and safe equipment handling.
Qualifications:
Education: Bachelor’s or Master's degree in Chemistry, Materials Science, Physics, or a related technical field.
Experience: 2–4 years of experience in a high-tech manufacturing environment. Relevant internships or co-op experience in semiconductor assembly is highly valued.
Technical Skills:
Foundational knowledge of semiconductor (or similar) fabrication and assembly processes.
Experience with coating or cleaning equipment is a pre.
Familiarity with data analysis tools such as Minitab.
Basic understanding of Design of Experiments (DOE) and Lean Six Sigma methodologies.
Soft Skills:
Strong analytical problem-solving abilities and attention to detail.
Hand-on mentality
Excellent communication skills for collaborating with cross-functional teams.
Ability to thrive in a fast-paced, high-pressure manufacturing environment.
What We Offer:
Opportunity to work with cutting-edge semiconductor assembly technology.
Structured career progression and mentorship from seasoned technical staff.
Competitive compensation package and comprehensive benefits.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
More roles to explore
- Manager, ATE Test EngineeringAstera Labs · San Jose, California, United States
- Senior Design Verification EngineerAstera Labs · Toronto, Ontario, Canada
- Principal Analog Mixed-Signal Design EngineerAstera Labs · San Jose, California, United States
- Senior STA EngineerAstera Labs · Ahmedabad, Gujarat, India
- Optical Validation Engineer, PrincipalAstera Labs · San Jose, California, United States
- Tech Lead, Physical DesignAstera Labs · Bengaluru, Karnataka, India
Listing sourced from Astera Labs’s greenhouse board. HAMRA is not the employer; applications are completed on the employer’s own site.